

## WHAT IS CLAIMED IS:

1           1.    For use in an integrated circuit of the type comprising  
2    at least two power supply domains in which each power supply  
3    domain comprises at least one module powered by the same voltage  
4    level, an apparatus for blocking an output signal in a first  
5    power supply domain from being sent to a second power supply  
6    domain when said second power supply domain is in a low power  
7    mode.

1           2.    The apparatus as claimed in Claim 1 wherein said  
2    apparatus comprises:

3           a power sense cell within said integrated circuit, said  
4    power sense cell capable of determining whether said second power  
5    supply domain is in a low power mode, and

6           a logic circuit capable of blocking said output signal in  
7    said first power supply domain from being sent to said second  
8    power supply domain when said power sense cell determines that  
9    said second power supply domain is in a low power mode.

1           3.    The apparatus as claimed in Claim 2 wherein said logic  
2    circuit comprises an AND gate having as a first input said output  
3    signal of said first power supply domain, and having as a second  
4    input a signal from said power sense cell.

1           4.    The apparatus as claimed in Claim 2 wherein said power  
2    sense cell is located within said first power supply domain.

1           5.    The apparatus as claimed in Claim 2 wherein said power  
2    sense cell comprises a Schmitt trigger circuit.

1           6.    The apparatus as claimed in Claim 2 further comprising  
2    an apparatus for synchronizing blocked clock signals to prevent  
3    clock signals from being shortened by a signal from said power  
4    sense cell.

1           7.   The apparatus as claimed in Claim 6 wherein said  
2 apparatus comprises:

3           a first D flip flop circuit having as one input a signal  
4 from said power sense cell, and having as a second input a clock  
5 signal;

6           a second D flip flop circuit having as one input an output  
7 signal from said first D flip flop circuit, and having as a  
8 second input said clock signal; and

9           an AND gate having as one input an output signal from said  
10 second D flip flop circuit, and having as a second input said  
11 clock signal.  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100

1           8.    For use in an integrated circuit of the type comprising  
2    at least two power supply domains in which each power supply  
3    domain comprises at least one module powered by the same voltage  
4    level, an apparatus for blocking an output signal in a first  
5    power supply domain from being received in a second power supply  
6    domain when said first power supply domain is in a low power  
7    mode.

8           9.    The apparatus as claimed in Claim 8 wherein said  
9    apparatus comprises:

10           a power sense cell within said integrated circuit, said  
11    power sense cell capable of determining whether said first power  
12    supply domain is in a low power mode, and

13           a logic circuit capable of blocking said output signal from  
14    said first power supply domain from being received in said second  
15    power supply domain when said power sense cell determines that  
16    said first power supply domain is in a low power mode.

1           10. The apparatus as claimed in Claim 9 wherein said logic  
2 circuit comprises an AND gate having as a first input said output  
3 signal from said first power supply domain, and having as a  
4 second input a signal from said power sense cell.

1           11. The apparatus as claimed in Claim 9 wherein said power  
2 sense cell is located within said second power supply domain.

3           12. The apparatus as claimed in Claim 9 wherein said power  
4 sense cell comprises a Schmitt trigger circuit.

1           13. The apparatus as claimed in Claim 9 further comprising  
2 an apparatus for synchronizing blocked clock signals to prevent  
3 clock signals from being shortened by a signal from said power  
4 sense cell.

1           14. The apparatus as claimed in Claim 13 wherein said  
2 apparatus comprises:

3           a first D flip flop circuit having as one input a signal  
4 from said power sense cell, and having as a second input a clock  
5 signal;

6           a second D flip flop circuit having as one input an output  
7 signal from said first D flip flop circuit, and having as a  
8 second input said clock signal; and

9           an AND gate having as one input an output signal from said  
10 second D flip flop circuit, and having as a second input said  
11 clock signal.

1           15. For use in an integrated circuit of the type comprising  
2 at least two power supply domains in which each power supply  
3 domain comprises at least one module powered by the same voltage  
4 level, a method for blocking an output signal in a first power  
5 supply domain from being sent to a second power supply domain  
6 when said second power supply domain is in a low power mode, said  
7 method comprising the steps of:

8           sensing with a power sense cell when said second power  
9 supply domain is in a low power mode; and

10          blocking said output signal in said first power supply  
11 domain from being sent to said second power supply domain when  
12 said power sense cell determines that said second power supply  
13 domain is in a low power mode.

1           16. The method as claimed in Claim 15 wherein the step of  
2 blocking said output signal in said first power supply domain  
3 from being sent to said second power supply domain comprises the  
4 steps of:

5           sending said output signal in said first power supply domain  
6 to a first input of an AND gate; and

7           sending a signal from said power sense cell to a second  
8 input of said AND gate.

1           17. The method as claimed in Claim 15 wherein said power  
2 sense cell is located in within said first power supply domain.

1           18. The method as claimed in Claim 15 wherein said power  
2 sense cell comprises a Schmitt trigger circuit.

1           19. The method as claimed in Claim 15 further comprising  
2 the step of:

3           synchronizing blocked clock signals to prevent clock signals  
4 from being shortened by a signal from said power sense cell.  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50



1           20. For use in an integrated circuit of the type comprising  
2           at least two power supply domains in which each power supply  
3           domain comprises at least one module powered by the same voltage  
4           level, a method for blocking an output signal in a first power  
5           supply domain from being received in a second power supply domain  
6           when said first power supply domain is in a low power mode, said  
7           method comprising the steps of:

8                 sensing with a power sense cell when said first power supply  
9           domain is in a low power mode; and

10                blocking said output signal in said first power supply  
11           domain from being received in said second power supply domain  
12           when said power sense cell determines that said first power  
13           supply domain is in a low power mode.

1           21. The method as claimed in Claim 20 wherein the step of  
2           blocking said output signal in said first power supply domain  
3           from being received in said second power supply domain comprises  
4           the steps of:

5                 sending said output signal from said first power supply  
6           domain to a first input of an AND gate; and

7                 sending a signal from said power sense cell to a second  
8           input of said AND gate.

1           22. The method as claimed in Claim 20 wherein said power  
2 sense cell is located in within said second power supply domain.

1           23. The method as claimed in Claim 20 wherein said power  
2 sense cell comprises a Schmitt trigger circuit.

1           24. The method as claimed in Claim 20 further comprising  
2 the step of:

3           synchronizing blocked clock signals to prevent clock signals  
4 from being shortened by a signal from said power sense cell.  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14